OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 908

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
908 busy signal added markom 8018d 17h /or1k/tags/stable_0_2_0/
907 function calling generation; not tested yet markom 8018d 17h /or1k/tags/stable_0_2_0/
906 function dependency analysis added markom 8018d 20h /or1k/tags/stable_0_2_0/
905 type 2 bb joining; few small bugs fixed; cmov edge condition added markom 8019d 16h /or1k/tags/stable_0_2_0/
904 duplicated memory loads (same location) can be removed markom 8019d 21h /or1k/tags/stable_0_2_0/
903 a few gui improvements markom 8020d 15h /or1k/tags/stable_0_2_0/
902 separated async and sync cond rst||... and fixed few other bugs in verilog generator; advanced cmov optimization markom 8020d 15h /or1k/tags/stable_0_2_0/
900 Typing error fixed. mohor 8023d 10h /or1k/tags/stable_0_2_0/
899 Typing error fixed. mohor 8023d 11h /or1k/tags/stable_0_2_0/
898 l.movhi added; (signed) comparison bug fixed markom 8025d 14h /or1k/tags/stable_0_2_0/
897 improved CUC GUI; pre/unroll bugs fixed markom 8025d 14h /or1k/tags/stable_0_2_0/
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8028d 09h /or1k/tags/stable_0_2_0/
894 Typing mistake fixed. simons 8030d 06h /or1k/tags/stable_0_2_0/
893 Ethernet tested on xess board. simons 8030d 07h /or1k/tags/stable_0_2_0/
891 eth_ledc not positioned correctly. Fixed. mohor 8030d 07h /or1k/tags/stable_0_2_0/
890 Ethernet RXD pins were not positioned correctly. mohor 8030d 07h /or1k/tags/stable_0_2_0/
889 Modified Ethernet model. ivang 8030d 13h /or1k/tags/stable_0_2_0/
888 LCD 320x240 configuration added. simons 8031d 05h /or1k/tags/stable_0_2_0/
887 Some additional instructions fixes. simons 8031d 15h /or1k/tags/stable_0_2_0/
886 MMU registers reserved fields protected from writing. simons 8032d 15h /or1k/tags/stable_0_2_0/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.