OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] - Rev 980

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
980 Removed sim.tcl that shouldn't be here. lampret 8000d 03h /or1k/tags/stable_0_2_0/
979 Removed old test case binaries. lampret 8000d 03h /or1k/tags/stable_0_2_0/
978 Added variable delay for SRAM. lampret 8000d 03h /or1k/tags/stable_0_2_0/
977 Added store buffer. lampret 8000d 03h /or1k/tags/stable_0_2_0/
976 Added store buffer lampret 8000d 03h /or1k/tags/stable_0_2_0/
975 First checkin lampret 8000d 03h /or1k/tags/stable_0_2_0/
974 Enabled what works on or1ksim and disabled other tests. lampret 8000d 05h /or1k/tags/stable_0_2_0/
973 generated cuc top scheduler builds without syntax errors; not tested yet markom 8002d 09h /or1k/tags/stable_0_2_0/
972 Interrupt suorces fixed. simons 8002d 09h /or1k/tags/stable_0_2_0/
971 Now even keyboard test passes. simons 8002d 12h /or1k/tags/stable_0_2_0/
970 Testbench is now running on ORP architecture platform. simons 8003d 01h /or1k/tags/stable_0_2_0/
969 Checking in except directory. lampret 8003d 16h /or1k/tags/stable_0_2_0/
968 Checking in utils directory. lampret 8003d 16h /or1k/tags/stable_0_2_0/
967 Checking in mul directory. lampret 8003d 16h /or1k/tags/stable_0_2_0/
966 Checking in cbasic directory. lampret 8003d 16h /or1k/tags/stable_0_2_0/
965 Checking in basic directory. lampret 8003d 16h /or1k/tags/stable_0_2_0/
964 Checking in support directory. lampret 8003d 16h /or1k/tags/stable_0_2_0/
962 Fixed Xilinx trace buffer address. REported by Taylor Su. lampret 8003d 17h /or1k/tags/stable_0_2_0/
961 uart16550 RTL files renamed/added/removed. lampret 8003d 17h /or1k/tags/stable_0_2_0/
960 Directory cleanup. lampret 8003d 17h /or1k/tags/stable_0_2_0/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.