OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [gen_or1k_isa/] - Rev 1778

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5597d 00h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1647 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0'. 6744d 03h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1646 This commit was manufactured by cvs2svn to create branch 'stable_0_2_x'. 6744d 03h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1605 Execute l.ff1 instruction nogj 6805d 05h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1601 fixed description of l.sfXXXi lampret 6807d 07h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1597 Fix parsing the destination register nogj 6817d 06h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1591 Added l.fl1, fixed desc of l.ff1 lampret 6820d 04h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1590 Added l.fl1 lampret 6820d 04h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1557 Fix most warnings issued by gcc4 nogj 6879d 14h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1554 fixed l.maci encoding phoenix 6897d 01h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 7010d 04h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1452 Implement a dynamic recompiler to speed up the execution nogj 7037d 07h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7037d 07h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1385 Fix description of the l.mac/l.msb/l.maci instructions nogj 7052d 10h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7052d 10h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7087d 05h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1346 Remove the global op structure nogj 7100d 09h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.
nogj 7100d 09h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7100d 09h /or1k/tags/stable_0_2_0/gen_or1k_isa/
1338 l.ff1 instruction added andreje 7116d 07h /or1k/tags/stable_0_2_0/gen_or1k_isa/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.