OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [or1ksim/] - Rev 369

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
369 Configuration command description added. simons 8268d 22h /or1k/tags/stable_0_2_0/or1ksim/
366 *** empty log message *** simons 8269d 12h /or1k/tags/stable_0_2_0/or1ksim/
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8270d 23h /or1k/tags/stable_0_2_0/or1ksim/
355 uart VAPI model improved; changes to MC and eth. markom 8271d 20h /or1k/tags/stable_0_2_0/or1ksim/
349 Some bugs regarding cache simulation fixed. simons 8275d 11h /or1k/tags/stable_0_2_0/or1ksim/
347 Added CRC32 calculation to Ethernet erez 8277d 16h /or1k/tags/stable_0_2_0/or1ksim/
346 Improved Ethernet simulation erez 8277d 17h /or1k/tags/stable_0_2_0/or1ksim/
345 Added check for net/ethernet.h (needed by ethernet simulator) erez 8277d 17h /or1k/tags/stable_0_2_0/or1ksim/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8277d 20h /or1k/tags/stable_0_2_0/or1ksim/
343 Small touches to test programs erez 8277d 22h /or1k/tags/stable_0_2_0/or1ksim/
342 added exception vectors to support and modified section names markom 8278d 19h /or1k/tags/stable_0_2_0/or1ksim/
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8278d 20h /or1k/tags/stable_0_2_0/or1ksim/
336 VAPI works markom 8279d 16h /or1k/tags/stable_0_2_0/or1ksim/
335 some small bugs fixed markom 8279d 17h /or1k/tags/stable_0_2_0/or1ksim/
334 removed vapi client file markom 8279d 20h /or1k/tags/stable_0_2_0/or1ksim/
333 small bug fixed markom 8279d 23h /or1k/tags/stable_0_2_0/or1ksim/
332 removed fixed irq numbering from pic.h; tick timer section added markom 8279d 23h /or1k/tags/stable_0_2_0/or1ksim/
331 dependecy is required by history analisis markom 8280d 00h /or1k/tags/stable_0_2_0/or1ksim/
327 simulate_dc_mmu_load() was calling insn cache/mmu routines instead of data cache/mmu. Fixed. lampret 8280d 05h /or1k/tags/stable_0_2_0/or1ksim/
326 More realistic default cache type. lampret 8280d 06h /or1k/tags/stable_0_2_0/or1ksim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.