OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [or1ksim/] - Rev 904

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
904 duplicated memory loads (same location) can be removed markom 8020d 05h /or1k/tags/stable_0_2_0/or1ksim/
903 a few gui improvements markom 8020d 23h /or1k/tags/stable_0_2_0/or1ksim/
902 separated async and sync cond rst||... and fixed few other bugs in verilog generator; advanced cmov optimization markom 8020d 23h /or1k/tags/stable_0_2_0/or1ksim/
898 l.movhi added; (signed) comparison bug fixed markom 8025d 22h /or1k/tags/stable_0_2_0/or1ksim/
897 improved CUC GUI; pre/unroll bugs fixed markom 8025d 22h /or1k/tags/stable_0_2_0/or1ksim/
894 Typing mistake fixed. simons 8030d 14h /or1k/tags/stable_0_2_0/or1ksim/
889 Modified Ethernet model. ivang 8030d 21h /or1k/tags/stable_0_2_0/or1ksim/
886 MMU registers reserved fields protected from writing. simons 8032d 22h /or1k/tags/stable_0_2_0/or1ksim/
884 code cleaning - a lot of global variables moved to runtime struct markom 8033d 04h /or1k/tags/stable_0_2_0/or1ksim/
883 cuc updated, cuc prompt parsing; CSM analysis markom 8033d 23h /or1k/tags/stable_0_2_0/or1ksim/
882 Routine for adjusting read and write delay for devices added. simons 8036d 02h /or1k/tags/stable_0_2_0/or1ksim/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8038d 22h /or1k/tags/stable_0_2_0/or1ksim/
877 ata beta release rherveille 8040d 16h /or1k/tags/stable_0_2_0/or1ksim/
876 Beta release of ATA simulation rherveille 8040d 16h /or1k/tags/stable_0_2_0/or1ksim/
868 help added for mprofiler and profiler commands markom 8068d 08h /or1k/tags/stable_0_2_0/or1ksim/
867 ifdefs changed to ifs, to exclude ethernet_i header file markom 8070d 09h /or1k/tags/stable_0_2_0/or1ksim/
860 Added delayr and delayw variable initialization (default value 1) ivang 8080d 16h /or1k/tags/stable_0_2_0/or1ksim/
859 camera support added to fb markom 8082d 08h /or1k/tags/stable_0_2_0/or1ksim/
856 I/D MMU and I/D caches takes some cycles by default markom 8090d 05h /or1k/tags/stable_0_2_0/or1ksim/
849 eth phy is now optional and disabled by default, use --enable-ethphy to enable it markom 8091d 02h /or1k/tags/stable_0_2_0/or1ksim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.