OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [or1ksim/] - Rev 910

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
910 No arith and overflow flags by default. lampret 8021d 09h /or1k/tags/stable_0_2_0/or1ksim/
909 Bug fix. lampret 8022d 20h /or1k/tags/stable_0_2_0/or1ksim/
908 busy signal added markom 8027d 04h /or1k/tags/stable_0_2_0/or1ksim/
907 function calling generation; not tested yet markom 8027d 04h /or1k/tags/stable_0_2_0/or1ksim/
906 function dependency analysis added markom 8027d 07h /or1k/tags/stable_0_2_0/or1ksim/
905 type 2 bb joining; few small bugs fixed; cmov edge condition added markom 8028d 02h /or1k/tags/stable_0_2_0/or1ksim/
904 duplicated memory loads (same location) can be removed markom 8028d 08h /or1k/tags/stable_0_2_0/or1ksim/
903 a few gui improvements markom 8029d 01h /or1k/tags/stable_0_2_0/or1ksim/
902 separated async and sync cond rst||... and fixed few other bugs in verilog generator; advanced cmov optimization markom 8029d 02h /or1k/tags/stable_0_2_0/or1ksim/
898 l.movhi added; (signed) comparison bug fixed markom 8034d 01h /or1k/tags/stable_0_2_0/or1ksim/
897 improved CUC GUI; pre/unroll bugs fixed markom 8034d 01h /or1k/tags/stable_0_2_0/or1ksim/
894 Typing mistake fixed. simons 8038d 17h /or1k/tags/stable_0_2_0/or1ksim/
889 Modified Ethernet model. ivang 8038d 23h /or1k/tags/stable_0_2_0/or1ksim/
886 MMU registers reserved fields protected from writing. simons 8041d 01h /or1k/tags/stable_0_2_0/or1ksim/
884 code cleaning - a lot of global variables moved to runtime struct markom 8041d 07h /or1k/tags/stable_0_2_0/or1ksim/
883 cuc updated, cuc prompt parsing; CSM analysis markom 8042d 02h /or1k/tags/stable_0_2_0/or1ksim/
882 Routine for adjusting read and write delay for devices added. simons 8044d 05h /or1k/tags/stable_0_2_0/or1ksim/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8047d 01h /or1k/tags/stable_0_2_0/or1ksim/
877 ata beta release rherveille 8048d 19h /or1k/tags/stable_0_2_0/or1ksim/
876 Beta release of ATA simulation rherveille 8048d 19h /or1k/tags/stable_0_2_0/or1ksim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.