OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] - Rev 1075

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1075 channels integration rprescott 7911d 00h /or1k/tags/stable_0_2_0_rc1/
1074 channels integration rprescott 7911d 00h /or1k/tags/stable_0_2_0_rc1/
1073 channels support rprescott 7913d 03h /or1k/tags/stable_0_2_0_rc1/
1072 Added me ;-) rprescott 7913d 03h /or1k/tags/stable_0_2_0_rc1/
1070 Channels (fd,file,xterm) first import rprescott 7913d 04h /or1k/tags/stable_0_2_0_rc1/
1069 Signal scanb_eni renamed to scanb_en mohor 7913d 23h /or1k/tags/stable_0_2_0_rc1/
1068 Minimum packet length cheching changed to present the real hw. simons 7914d 20h /or1k/tags/stable_0_2_0_rc1/
1067 Changed main structure. rherveille 7917d 12h /or1k/tags/stable_0_2_0_rc1/
1066 readme updated markom 7917d 12h /or1k/tags/stable_0_2_0_rc1/
1065 Removed trailing ' \' used to continue code on the next line.
This caused problems with some compilers.		 rherveille 7920d 08h /or1k/tags/stable_0_2_0_rc1/
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7921d 01h /or1k/tags/stable_0_2_0_rc1/
1062 few cuc bugs fixed markom 7927d 11h /or1k/tags/stable_0_2_0_rc1/
1061 ELF sym loading improved markom 7928d 07h /or1k/tags/stable_0_2_0_rc1/
1060 cuc sw loading bug fixed markom 7941d 06h /or1k/tags/stable_0_2_0_rc1/
1059 several cuc bugs fixed; different verilog cuc file naming markom 7941d 07h /or1k/tags/stable_0_2_0_rc1/
1058 Different memory controller. simons 7952d 01h /or1k/tags/stable_0_2_0_rc1/
1057 Different memory controller. simons 7952d 01h /or1k/tags/stable_0_2_0_rc1/
1055 Removed obsolete comment. lampret 7952d 18h /or1k/tags/stable_0_2_0_rc1/
1054 Fixed a combinational loop. lampret 7952d 18h /or1k/tags/stable_0_2_0_rc1/
1053 Disabled cache inhibit atttribute. lampret 7952d 18h /or1k/tags/stable_0_2_0_rc1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.