OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] - Rev 1106

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1106 Cache invalidate bug fixed again (it was ok before). simons 7881d 15h /or1k/tags/stable_0_2_0_rc1/
1105 Added WB b3 signals lampret 7882d 21h /or1k/tags/stable_0_2_0_rc1/
1104 Added optional support for WB B3 specification (xwb_cti_o, xwb_bte_o). Made xwb_cab_o optional. lampret 7882d 21h /or1k/tags/stable_0_2_0_rc1/
1103 sync problem in cuc not yet fixed markom 7887d 16h /or1k/tags/stable_0_2_0_rc1/
1102 few cuc bug fixes markom 7887d 16h /or1k/tags/stable_0_2_0_rc1/
1101 cuc now compiles markom 7887d 19h /or1k/tags/stable_0_2_0_rc1/
1100 cvs problem fixed markom 7887d 19h /or1k/tags/stable_0_2_0_rc1/
1099 cvs bug fixed markom 7887d 19h /or1k/tags/stable_0_2_0_rc1/
1098 small bug in cuc fixed markom 7887d 19h /or1k/tags/stable_0_2_0_rc1/
1097 Cache invalidate bug fixed. simons 7888d 09h /or1k/tags/stable_0_2_0_rc1/
1096 An example of SW and RTL regression log because many people asked for. lampret 7894d 07h /or1k/tags/stable_0_2_0_rc1/
1095 eval_reg replaced with the new evalsim_reg32 lampret 7895d 03h /or1k/tags/stable_0_2_0_rc1/
1094 sys/time.h might not be available for or1k target lampret 7895d 04h /or1k/tags/stable_0_2_0_rc1/
1093 New UART rx/tx fiel settings (due to or1ksim upgrade) lampret 7895d 04h /or1k/tags/stable_0_2_0_rc1/
1092 Changed from or32-rtems toolchain to or32-uclinux. lampret 7895d 04h /or1k/tags/stable_0_2_0_rc1/
1091 Added mmu test. lampret 7895d 05h /or1k/tags/stable_0_2_0_rc1/
1090 Removed ic_invalidate lampret 7895d 05h /or1k/tags/stable_0_2_0_rc1/
1089 Added dhrystone 2.1 benchmark lampret 7895d 05h /or1k/tags/stable_0_2_0_rc1/
1088 Changed from or32-rtems toolchain to or32-uclinux. lampret 7895d 05h /or1k/tags/stable_0_2_0_rc1/
1087 Changed or32-rtems to or32-uclinux. lampret 7895d 05h /or1k/tags/stable_0_2_0_rc1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.