OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] - Rev 1202

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1202 at exception print insn number to ease debugging phoenix 7583d 13h /or1k/tags/stable_0_2_0_rc1/
1200 mbist signals updated according to newest convention markom 7608d 09h /or1k/tags/stable_0_2_0_rc1/
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7612d 09h /or1k/tags/stable_0_2_0_rc1/
1198 make it compile on RH 8,9 phoenix 7638d 00h /or1k/tags/stable_0_2_0_rc1/
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it		 dries 7643d 05h /or1k/tags/stable_0_2_0_rc1/
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7643d 06h /or1k/tags/stable_0_2_0_rc1/
1195 made the project file a little bit more universal dries 7643d 07h /or1k/tags/stable_0_2_0_rc1/
1194 correct all the syntax errors dries 7643d 08h /or1k/tags/stable_0_2_0_rc1/
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7643d 08h /or1k/tags/stable_0_2_0_rc1/
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7643d 09h /or1k/tags/stable_0_2_0_rc1/
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7643d 09h /or1k/tags/stable_0_2_0_rc1/
1188 Added support for rams with byte write access. simons 7659d 08h /or1k/tags/stable_0_2_0_rc1/
1186 Added support for rams with byte write access. simons 7660d 07h /or1k/tags/stable_0_2_0_rc1/
1184 Scan signals mess fixed. simons 7667d 00h /or1k/tags/stable_0_2_0_rc1/
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7671d 16h /or1k/tags/stable_0_2_0_rc1/
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7671d 18h /or1k/tags/stable_0_2_0_rc1/
1179 BIST interface added for Artisan memory instances. simons 7675d 03h /or1k/tags/stable_0_2_0_rc1/
1178 avoid another immu exception that should not happen phoenix 7704d 15h /or1k/tags/stable_0_2_0_rc1/
1177 more informative output phoenix 7705d 21h /or1k/tags/stable_0_2_0_rc1/
1176 Added comments. damonb 7706d 13h /or1k/tags/stable_0_2_0_rc1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.