OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] - Rev 15

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
15 Initial revision. jrydberg 8877d 22h /or1k/tags/stable_0_2_0_rc1/
14 First import. lampret 8878d 00h /or1k/tags/stable_0_2_0_rc1/
13 Rebuild of the generated files. jrydberg 8879d 03h /or1k/tags/stable_0_2_0_rc1/
12 Added information to the section about how to configure and compile
the package.		 jrydberg 8879d 03h /or1k/tags/stable_0_2_0_rc1/
11 Rebuild from configure.in. jrydberg 8879d 03h /or1k/tags/stable_0_2_0_rc1/
10 Support for both architectures. Specify architecture with the
--target option.		 jrydberg 8879d 03h /or1k/tags/stable_0_2_0_rc1/
9 Added support for OpenRISC 100 and DLX. jrydberg 8879d 03h /or1k/tags/stable_0_2_0_rc1/
8 Initial revision. jrydberg 8879d 03h /or1k/tags/stable_0_2_0_rc1/
7 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8879d 03h /or1k/tags/stable_0_2_0_rc1/
6 Just a regular update with exception of cache simulation. MMU simulation still under development. lampret 8879d 21h /or1k/tags/stable_0_2_0_rc1/
5 Data and instruction cache simulation added. lampret 8879d 21h /or1k/tags/stable_0_2_0_rc1/
4 no message lampret 8930d 01h /or1k/tags/stable_0_2_0_rc1/
3 This commit was generated by cvs2svn to compensate for changes in r2, which
included commits to RCS files with non-trunk default branches.		 cvs 9005d 15h /or1k/tags/stable_0_2_0_rc1/
1 Standard project directories initialized by cvs2svn. 9005d 15h /or1k/tags/stable_0_2_0_rc1/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.