OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] - Rev 709

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
709 eval_operands is now being generated markom 8202d 11h /or1k/tags/stable_0_2_0_rc1/
708 Sash can be now built with or32-uclibc tool chain. simons 8202d 21h /or1k/tags/stable_0_2_0_rc1/
707 _start label is now the entry point. simons 8202d 21h /or1k/tags/stable_0_2_0_rc1/
706 insn_decode execution part replaced by generated function decode_execute; use --enable-simple to use runtime decoding markom 8203d 03h /or1k/tags/stable_0_2_0_rc1/
705 Updated changed registers. ivang 8204d 04h /or1k/tags/stable_0_2_0_rc1/
704 exe_logs now print also l.nop 3 printfs markom 8204d 05h /or1k/tags/stable_0_2_0_rc1/
703 small optimizations to dissasemble markom 8204d 08h /or1k/tags/stable_0_2_0_rc1/
702 Initial coding of ethernet simulator model finished. ivang 8204d 09h /or1k/tags/stable_0_2_0_rc1/
701 Memory allocation for sections changed. simons 8205d 09h /or1k/tags/stable_0_2_0_rc1/
700 vfork reapaired again. simons 8205d 18h /or1k/tags/stable_0_2_0_rc1/
699 Simprintf bug fixed again. simons 8208d 21h /or1k/tags/stable_0_2_0_rc1/
698 Simprintf bug fixed again. simons 8208d 21h /or1k/tags/stable_0_2_0_rc1/
697 Simprintf bug fixed again. simons 8208d 21h /or1k/tags/stable_0_2_0_rc1/
696 Development version of ethernet.c ivang 8211d 04h /or1k/tags/stable_0_2_0_rc1/
695 Modifications and additions for finished ethernet core. ivang 8211d 04h /or1k/tags/stable_0_2_0_rc1/
694 immediate stats added markom 8211d 08h /or1k/tags/stable_0_2_0_rc1/
693 exception info is outputted only in verbose mode markom 8211d 10h /or1k/tags/stable_0_2_0_rc1/
692 stats data is now initialized; should fix some problems with caches, etc markom 8211d 10h /or1k/tags/stable_0_2_0_rc1/
691 some more file sanity checking markom 8211d 10h /or1k/tags/stable_0_2_0_rc1/
690 update markom 8211d 10h /or1k/tags/stable_0_2_0_rc1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.