OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] - Rev 897

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
897 improved CUC GUI; pre/unroll bugs fixed markom 8107d 19h /or1k/tags/stable_0_2_0_rc1/
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8110d 13h /or1k/tags/stable_0_2_0_rc1/
894 Typing mistake fixed. simons 8112d 11h /or1k/tags/stable_0_2_0_rc1/
893 Ethernet tested on xess board. simons 8112d 11h /or1k/tags/stable_0_2_0_rc1/
891 eth_ledc not positioned correctly. Fixed. mohor 8112d 11h /or1k/tags/stable_0_2_0_rc1/
890 Ethernet RXD pins were not positioned correctly. mohor 8112d 11h /or1k/tags/stable_0_2_0_rc1/
889 Modified Ethernet model. ivang 8112d 17h /or1k/tags/stable_0_2_0_rc1/
888 LCD 320x240 configuration added. simons 8113d 09h /or1k/tags/stable_0_2_0_rc1/
887 Some additional instructions fixes. simons 8113d 19h /or1k/tags/stable_0_2_0_rc1/
886 MMU registers reserved fields protected from writing. simons 8114d 19h /or1k/tags/stable_0_2_0_rc1/
885 Some incorrect instructions fixed. simons 8114d 22h /or1k/tags/stable_0_2_0_rc1/
884 code cleaning - a lot of global variables moved to runtime struct markom 8115d 01h /or1k/tags/stable_0_2_0_rc1/
883 cuc updated, cuc prompt parsing; CSM analysis markom 8115d 20h /or1k/tags/stable_0_2_0_rc1/
882 Routine for adjusting read and write delay for devices added. simons 8117d 22h /or1k/tags/stable_0_2_0_rc1/
881 Normally uart rx and tx files should be in the current folder. mohor 8118d 15h /or1k/tags/stable_0_2_0_rc1/
880 Library should not be erased during clean. mohor 8118d 16h /or1k/tags/stable_0_2_0_rc1/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8120d 19h /or1k/tags/stable_0_2_0_rc1/
878 first release of atabug rherveille 8122d 12h /or1k/tags/stable_0_2_0_rc1/
877 ata beta release rherveille 8122d 12h /or1k/tags/stable_0_2_0_rc1/
876 Beta release of ATA simulation rherveille 8122d 12h /or1k/tags/stable_0_2_0_rc1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.