OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] - Rev 904

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
904 duplicated memory loads (same location) can be removed markom 8050d 10h /or1k/tags/stable_0_2_0_rc1/
903 a few gui improvements markom 8051d 03h /or1k/tags/stable_0_2_0_rc1/
902 separated async and sync cond rst||... and fixed few other bugs in verilog generator; advanced cmov optimization markom 8051d 04h /or1k/tags/stable_0_2_0_rc1/
900 Typing error fixed. mohor 8053d 22h /or1k/tags/stable_0_2_0_rc1/
899 Typing error fixed. mohor 8053d 23h /or1k/tags/stable_0_2_0_rc1/
898 l.movhi added; (signed) comparison bug fixed markom 8056d 03h /or1k/tags/stable_0_2_0_rc1/
897 improved CUC GUI; pre/unroll bugs fixed markom 8056d 03h /or1k/tags/stable_0_2_0_rc1/
895 Added simple trace buffer [only for Xilinx Virtex target]. Fixed instruction fetch abort when new exception is recognized. lampret 8058d 21h /or1k/tags/stable_0_2_0_rc1/
894 Typing mistake fixed. simons 8060d 19h /or1k/tags/stable_0_2_0_rc1/
893 Ethernet tested on xess board. simons 8060d 19h /or1k/tags/stable_0_2_0_rc1/
891 eth_ledc not positioned correctly. Fixed. mohor 8060d 20h /or1k/tags/stable_0_2_0_rc1/
890 Ethernet RXD pins were not positioned correctly. mohor 8060d 20h /or1k/tags/stable_0_2_0_rc1/
889 Modified Ethernet model. ivang 8061d 01h /or1k/tags/stable_0_2_0_rc1/
888 LCD 320x240 configuration added. simons 8061d 18h /or1k/tags/stable_0_2_0_rc1/
887 Some additional instructions fixes. simons 8062d 04h /or1k/tags/stable_0_2_0_rc1/
886 MMU registers reserved fields protected from writing. simons 8063d 03h /or1k/tags/stable_0_2_0_rc1/
885 Some incorrect instructions fixed. simons 8063d 06h /or1k/tags/stable_0_2_0_rc1/
884 code cleaning - a lot of global variables moved to runtime struct markom 8063d 09h /or1k/tags/stable_0_2_0_rc1/
883 cuc updated, cuc prompt parsing; CSM analysis markom 8064d 04h /or1k/tags/stable_0_2_0_rc1/
882 Routine for adjusting read and write delay for devices added. simons 8066d 07h /or1k/tags/stable_0_2_0_rc1/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.