OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [insight/] [opcodes/] - Rev 1557

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1557 Fix most warnings issued by gcc4 nogj 6845d 20h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/
1554 fixed l.maci encoding phoenix 6863d 07h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 6976d 10h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/
1452 Implement a dynamic recompiler to speed up the execution nogj 7003d 13h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7003d 13h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7018d 17h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7053d 11h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/
1346 Remove the global op structure nogj 7066d 15h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7066d 15h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7066d 16h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/
1338 l.ff1 instruction added andreje 7082d 13h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/
1309 removed includes phoenix 7255d 09h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/
1308 Gyorgy Jeney: extensive cleanup phoenix 7258d 06h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7280d 06h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/
1286 Changed desciption of the l.cust5 insns lampret 7329d 09h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/
1285 Changed desciption of the l.cust5 insns lampret 7329d 09h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/
1169 Added support for l.addc instruction. csanchez 7642d 09h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/
1114 Added cvs log keywords lampret 7797d 01h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/
1034 Fixed encoding for l.div/l.divu. lampret 7939d 02h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8004d 12h /or1k/tags/stable_0_2_0_rc1/insight/opcodes/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.