OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] - Rev 1463

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1463 Make the ethernet peripheral use the new debug channels nogj 7029d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1461 Add an optional `enabled' paramter to every peripheral nogj 7029d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1459 Add traces to the config file parsing routines nogj 7029d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1457 Fix typo in the debug unit configureation nogj 7029d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1455 Remove nolonger needed --output-cfg option nogj 7029d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1453 Spelling fix spotted by Matjaz nogj 7029d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1452 Implement a dynamic recompiler to speed up the execution nogj 7029d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1450 Change --enable-simple to --enable-execution to be able to select between more than two mutually exclusive execution models nogj 7029d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1448 Issue an error if the selected target cpu is unknown nogj 7029d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1446 Cosmetic fixes nogj 7029d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1444 Move the definitions needed for the simple execution model out of or32.h and into simpl32_defs.h nogj 7029d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1442 Replace some problematic calles to mfspr/mtspr with direct access to the spr nogj 7029d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7029d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1438 NOP_REPORT should report numbers in hex not decimal nogj 7029d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1436 Rearange some code to make it clearer what it does nogj 7029d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1434 Fix the prototype of setsim_reg nogj 7029d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7029d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1430 Log SPR_SR in the execution log nogj 7029d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1428 Remove useless indirection: check_depend()->depend_operands() nogj 7029d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/
1426 * Fix some warnings.
* Add some debugging messages.		 nogj 7029d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.