OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] - Rev 672

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
672 advanced exe_log functionality added markom 8165d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/
671 wrong version was restored markom 8165d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/
670 typo fixed markom 8165d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/
669 some corrections to model; control and status is not yet implemented! markom 8165d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/
664 very simple PS/2 keyboard model with associated test added markom 8168d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/
662 GNU binutils merge. ivang 8169d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/
648 fb now works in system memory markom 8174d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/
647 some changes to fb to make it compatible with HW markom 8175d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/
646 some bugs fixed markom 8175d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/
645 simple frame buffer peripheral with test added markom 8175d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8176d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/
643 Quick bug fix. ivang 8176d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8176d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8176d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/
640 Merge profiler and mprofiler with sim. ivang 8176d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/
639 MMU cache inhibit bit test added. simons 8178d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/
638 TLBTR CI bit is now working properly. simons 8178d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/
633 Bug fix in command line parser. ivang 8180d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/
632 profiler and mprofiler merged into sim. ivang 8180d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/
631 Real cache access is simulated now. simons 8181d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.