OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] - Rev 823

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
823 Added configuration parameter for specifying stdout file filename. ivang 8142d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/
821 ugly bug with duplicate redefined i removed markom 8144d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/
819 Physical address bug fixed. simons 8147d 18h /or1k/tags/stable_0_2_0_rc1/or1ksim/
815 Elf support added. simons 8148d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/
808 Elf support added. simons 8148d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
807 sched files moved to support dir markom 8150d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/
806 uart now partially uses scheduler markom 8150d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/
805 kbd, fb, vga devices now uses scheduler markom 8150d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/
804 memory regions can now overlap with MC -- not according to MC spec markom 8150d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/
802 Cache and tick timer tests fixed. simons 8155d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/
801 l.muli instruction added markom 8156d 20h /or1k/tags/stable_0_2_0_rc1/or1ksim/
799 Wrapping around 512k boundary to simulate real hw. simons 8161d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/
766 Color bits position changed. simons 8164d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/
744 Some changes and fixes. simons 8173d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/
742 Added status info dump. ivang 8175d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/
741 Added dump of MC status. ivang 8175d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/
738 *** empty log message *** ivang 8176d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/
734 Fixed eth configuration. ivang 8182d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/
733 Fixed configuration. ivang 8182d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/
732 Fixed error during merge. ivang 8182d 18h /or1k/tags/stable_0_2_0_rc1/or1ksim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.