OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [cache/] - Rev 1249

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1249 Downgrading back to automake-1.4 lampret 7436d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
1117 Ignore generated files for CVS purposes sfurman 7779d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
1099 cvs bug fixed markom 7866d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
1085 Bug fixed. simons 7878d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
997 PRINTF should be used instead of printf; command redirection repaired markom 7968d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
992 A bug when cache enabled and bus error comes fixed. simons 7969d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
970 Testbench is now running on ORP architecture platform. simons 7975d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
884 code cleaning - a lot of global variables moved to runtime struct markom 8012d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
876 Beta release of ATA simulation rherveille 8019d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
638 TLBTR CI bit is now working properly. simons 8170d 17h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
631 Real cache access is simulated now. simons 8173d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
626 store buffer added markom 8174d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8195d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
517 some performance optimizations markom 8199d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
500 Added .cvsignore files for annoying generated files erez 8201d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
429 cache configuration added markom 8223d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
428 cache configuration added markom 8223d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
261 modified memory accesses; added cfg script; added pic test basic entry of vga; some extensions to mc markom 8262d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
247 Major update of the enviorment. Now uses autoconf and automake. The
simulator uses readline aswell to get input from the user. A number of
new files added, some modified. The libc directory is now called support.		 jrydberg 8266d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8271d 04h /or1k/tags/stable_0_2_0_rc1/or1ksim/cache/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.