OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [cpu/] - Rev 1542

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1542 Print stackdump to stderr instead of stdout nogj 6925d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1540 * Breakup the tick_job function into smaller ones.
* Fix lots of conner cases.
* Add tests for the tick timer.		 nogj 6925d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1539 Speed up the dmmu nogj 6925d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1538 Speed up the immu nogj 6925d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1537 Remove old spr logging code. Use `-d +spr' to get spr access logged to stderr nogj 6925d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1532 Add pretty spr dumping code nogj 6929d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1531 Remove non-trigerable out-of-range checks nogj 6929d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1529 * The effective address as written to the I/DCBPR registers needs to be translated by the respective mmu.
* Don't treat any values as special in the handling of DCPBR, DCBFR, DCBIR, ICBPR and ICBIR.		 nogj 6930d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1527 Fix the execution log when an mtspr instruction causes an itlb miss nogj 6930d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1526 Fix a very outdated comment nogj 6930d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1525 Rename ADDR_PAGE to IADDR_PAGE nogj 6930d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1524 Check OR32_IF_DELAY instead of it_jump || it_branch nogj 6930d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1514 Fix compileation with --enable-execution=simple nogj 6930d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1513 Remove the flag global nogj 6930d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1512 Fix compileing on windows (Reported my Kuoping Hsu and Girish Venkatar) nogj 6930d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1511 Fix typo nogj 6930d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1510 Create a seporate debug channel to dump exceptions to nogj 6930d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1509 Remove 08 prefix from PRIdREG nogj 6930d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 6930d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.		 nogj 6930d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/cpu/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.