OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [mmu/] - Rev 1240

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1240 additional functions to bypass cache and mmu needed for peripheral devices phoenix 7479d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1174 fix for immu exceptions that never should have happened phoenix 7683d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1117 Ignore generated files for CVS purposes sfurman 7815d 12h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1099 cvs bug fixed markom 7902d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
997 PRINTF should be used instead of printf; command redirection repaired markom 8004d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
970 Testbench is now running on ORP architecture platform. simons 8011d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
886 MMU registers reserved fields protected from writing. simons 8047d 19h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
884 code cleaning - a lot of global variables moved to runtime struct markom 8048d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
876 Beta release of ATA simulation rherveille 8055d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
713 lot of small minor improvements: code documented, cleaned; runs at about same speed when not actually logging, but exe_log is enabled; raw_stats now run only with simple execution - enable RAW_USAGE_STATS macro markom 8176d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
638 TLBTR CI bit is now working properly. simons 8206d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8219d 12h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
572 Some new bugs fixed. simons 8224d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8230d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
535 stats is updated; statical single stats removed; t command output cleaned, added time output; cycles is moved to instructions; cycles now count time markom 8231d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
517 some performance optimizations markom 8234d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
500 Added .cvsignore files for annoying generated files erez 8237d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
456 Page size bug fixed. simons 8255d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
446 ITLBMR register bit fields set in order. simons 8257d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
438 ITLB -> DTLB lapsus fixed. simons 8257d 21h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.