OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [mmu/] - Rev 1382

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1382 Nir Mor:
Implemented DCCFGR, ICCFGR, DMMUCFGR and IMMUCFGR spr registers.		 nogj 7041d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1376 aclocal && autoconf && automake phoenix 7060d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7067d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7076d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1344 * Avoid doing a store in *every* instruction executed by storeing the instruction function unit in or32_opcodes nogj 7089d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1308 Gyorgy Jeney: extensive cleanup phoenix 7280d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1249 Downgrading back to automake-1.4 lampret 7445d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1240 additional functions to bypass cache and mmu needed for peripheral devices phoenix 7452d 18h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1174 fix for immu exceptions that never should have happened phoenix 7656d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1117 Ignore generated files for CVS purposes sfurman 7788d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
1099 cvs bug fixed markom 7875d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
997 PRINTF should be used instead of printf; command redirection repaired markom 7977d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
970 Testbench is now running on ORP architecture platform. simons 7985d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
886 MMU registers reserved fields protected from writing. simons 8021d 06h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
884 code cleaning - a lot of global variables moved to runtime struct markom 8021d 12h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
876 Beta release of ATA simulation rherveille 8028d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
713 lot of small minor improvements: code documented, cleaned; runs at about same speed when not actually logging, but exe_log is enabled; raw_stats now run only with simple execution - enable RAW_USAGE_STATS macro markom 8149d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
638 TLBTR CI bit is now working properly. simons 8180d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8192d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
572 Some new bugs fixed. simons 8198d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.