OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [mmu/] - Rev 886

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
886 MMU registers reserved fields protected from writing. simons 8019d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
884 code cleaning - a lot of global variables moved to runtime struct markom 8019d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
876 Beta release of ATA simulation rherveille 8027d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
713 lot of small minor improvements: code documented, cleaned; runs at about same speed when not actually logging, but exe_log is enabled; raw_stats now run only with simple execution - enable RAW_USAGE_STATS macro markom 8147d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
638 TLBTR CI bit is now working properly. simons 8178d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
600 No more low/high priority interrupts (PICPR removed). Added tick timer exception. simons 8191d 01h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
572 Some new bugs fixed. simons 8196d 02h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
541 lot of new parameters concerning memory delays added; bpb parameter moved from cpu to new bpb section; UPDATE YOUR .CFG FILES! markom 8202d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
535 stats is updated; statical single stats removed; t command output cleaned, added time output; cycles is moved to instructions; cycles now count time markom 8203d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
517 some performance optimizations markom 8206d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
500 Added .cvsignore files for annoying generated files erez 8208d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
456 Page size bug fixed. simons 8227d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
446 ITLBMR register bit fields set in order. simons 8228d 15h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
438 ITLB -> DTLB lapsus fixed. simons 8229d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
430 dpfault and ipfault exceptions implemented markom 8230d 08h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
429 cache configuration added markom 8230d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
425 immu and dmmu configurations added markom 8230d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
416 IMMU bugs fixed. simons 8233d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
344 added acv test for uart; sim debug now has verbose levels; lot of bugs fixed in uart model markom 8257d 12h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8278d 13h /or1k/tags/stable_0_2_0_rc1/or1ksim/mmu/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.