OpenCores

URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [pm/] - Rev 1358

Go to most recent revision

Filtering Options

Rev	Log message	Author	Age	Path
1358	Modularise config file parseing. Paving the way for further modularisation.	nogj	7065d 23h	/or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
1350	Mark a simulated cpu address as such, by introducing the new oraddr_t type	nogj	7075d 02h	/or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
1249	Downgrading back to automake-1.4	lampret	7444d 20h	/or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
1117	Ignore generated files for CVS purposes	sfurman	7787d 21h	/or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
997	PRINTF should be used instead of printf; command redirection repaired	markom	7976d 11h	/or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
970	Testbench is now running on ORP architecture platform.	simons	7983d 22h	/or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
876	Beta release of ATA simulation	rherveille	8027d 21h	/or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
805	kbd, fb, vga devices now uses scheduler	markom	8111d 12h	/or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
517	some performance optimizations	markom	8207d 06h	/or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
500	Added .cvsignore files for annoying generated files	erez	8209d 09h	/or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
221	major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup	markom	8279d 09h	/or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
167	- SPR values corrected - testbenches now work - lot of optimizations, use --disable-debugmod for optimal performance - some tick timer bugs fixed	markom	8356d 05h	/or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
102	Major update to include PM, PIC, Cache Mngmnt and non-interactive mode.	lampret	8438d 15h	/or1k/tags/stable_0_2_0_rc1/or1ksim/pm/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.