OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc1/] [or1ksim/] [pm/] - Rev 1765

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5619d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
1572 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc1'. 6894d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 6969d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7060d 05h /or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
1376 aclocal && autoconf && automake phoenix 7094d 09h /or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
1358 Modularise config file parseing. Paving the way for further modularisation. nogj 7101d 00h /or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7110d 03h /or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
1249 Downgrading back to automake-1.4 lampret 7479d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
1117 Ignore generated files for CVS purposes sfurman 7822d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
997 PRINTF should be used instead of printf; command redirection repaired markom 8011d 12h /or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
970 Testbench is now running on ORP architecture platform. simons 8018d 23h /or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
876 Beta release of ATA simulation rherveille 8062d 22h /or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
805 kbd, fb, vga devices now uses scheduler markom 8146d 14h /or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
517 some performance optimizations markom 8242d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
500 Added .cvsignore files for annoying generated files erez 8244d 11h /or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
221 major changes to testbench; debug unit is moved to /debug; memory organization can be customized; UART from simons; overall cleanup markom 8314d 10h /or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
167 - SPR values corrected
- testbenches now work
- lot of optimizations, use --disable-debugmod for optimal performance
- some tick timer bugs fixed		 markom 8391d 07h /or1k/tags/stable_0_2_0_rc1/or1ksim/pm/
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8473d 16h /or1k/tags/stable_0_2_0_rc1/or1ksim/pm/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.