OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 1086

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1086 STACK_ARGS is getting obsolete and is only needed by simprintf, which needs it to be 0. lampret 7894d 05h /or1k/tags/stable_0_2_0_rc2/
1085 Bug fixed. simons 7899d 08h /or1k/tags/stable_0_2_0_rc2/
1083 SB mem width fixed. simons 7913d 16h /or1k/tags/stable_0_2_0_rc2/
1082 channels integration rprescott 7914d 04h /or1k/tags/stable_0_2_0_rc2/
1081 or32-uclinux tool chain have to be used to build the testbench. simons 7921d 20h /or1k/tags/stable_0_2_0_rc2/
1079 RAMs wrong connected to the BIST scan chain. mohor 7922d 13h /or1k/tags/stable_0_2_0_rc2/
1078 Previous check-in was done by mistake. mohor 7922d 15h /or1k/tags/stable_0_2_0_rc2/
1077 Signal scanb_sen renamed to scanb_en. mohor 7922d 15h /or1k/tags/stable_0_2_0_rc2/
1076 channels integration rprescott 7923d 08h /or1k/tags/stable_0_2_0_rc2/
1075 channels integration rprescott 7923d 09h /or1k/tags/stable_0_2_0_rc2/
1074 channels integration rprescott 7923d 09h /or1k/tags/stable_0_2_0_rc2/
1073 channels support rprescott 7925d 12h /or1k/tags/stable_0_2_0_rc2/
1072 Added me ;-) rprescott 7925d 12h /or1k/tags/stable_0_2_0_rc2/
1070 Channels (fd,file,xterm) first import rprescott 7925d 12h /or1k/tags/stable_0_2_0_rc2/
1069 Signal scanb_eni renamed to scanb_en mohor 7926d 08h /or1k/tags/stable_0_2_0_rc2/
1068 Minimum packet length cheching changed to present the real hw. simons 7927d 05h /or1k/tags/stable_0_2_0_rc2/
1067 Changed main structure. rherveille 7929d 20h /or1k/tags/stable_0_2_0_rc2/
1066 readme updated markom 7929d 20h /or1k/tags/stable_0_2_0_rc2/
1065 Removed trailing ' \' used to continue code on the next line.
This caused problems with some compilers.		 rherveille 7932d 17h /or1k/tags/stable_0_2_0_rc2/
1063 Added BIST scan. Special VS RAMs need to be used to implement BIST. lampret 7933d 10h /or1k/tags/stable_0_2_0_rc2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.