OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 1205

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1205 fix for gdb_debug config phoenix 7548d 17h /or1k/tags/stable_0_2_0_rc2/
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7566d 04h /or1k/tags/stable_0_2_0_rc2/
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7566d 04h /or1k/tags/stable_0_2_0_rc2/
1202 at exception print insn number to ease debugging phoenix 7566d 04h /or1k/tags/stable_0_2_0_rc2/
1200 mbist signals updated according to newest convention markom 7591d 00h /or1k/tags/stable_0_2_0_rc2/
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7595d 00h /or1k/tags/stable_0_2_0_rc2/
1198 make it compile on RH 8,9 phoenix 7620d 15h /or1k/tags/stable_0_2_0_rc2/
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it		 dries 7625d 20h /or1k/tags/stable_0_2_0_rc2/
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7625d 21h /or1k/tags/stable_0_2_0_rc2/
1195 made the project file a little bit more universal dries 7625d 22h /or1k/tags/stable_0_2_0_rc2/
1194 correct all the syntax errors dries 7625d 23h /or1k/tags/stable_0_2_0_rc2/
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7625d 23h /or1k/tags/stable_0_2_0_rc2/
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7626d 00h /or1k/tags/stable_0_2_0_rc2/
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7626d 00h /or1k/tags/stable_0_2_0_rc2/
1188 Added support for rams with byte write access. simons 7641d 23h /or1k/tags/stable_0_2_0_rc2/
1186 Added support for rams with byte write access. simons 7642d 22h /or1k/tags/stable_0_2_0_rc2/
1184 Scan signals mess fixed. simons 7649d 15h /or1k/tags/stable_0_2_0_rc2/
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7654d 06h /or1k/tags/stable_0_2_0_rc2/
1181 Initial import of unmodified gdb-5.3 source on vendor branch sfurman 7654d 09h /or1k/tags/stable_0_2_0_rc2/
1179 BIST interface added for Artisan memory instances. simons 7657d 18h /or1k/tags/stable_0_2_0_rc2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.