OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 1208

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1208 Added useless signal genpc_stop_refetch. lampret 7520d 11h /or1k/tags/stable_0_2_0_rc2/
1207 Static exception prefix. lampret 7520d 11h /or1k/tags/stable_0_2_0_rc2/
1205 fix for gdb_debug config phoenix 7526d 20h /or1k/tags/stable_0_2_0_rc2/
1204 added additional field into executed log wich besides EA also prints PA (physical address) phoenix 7544d 07h /or1k/tags/stable_0_2_0_rc2/
1203 value stored in ITLB and DTLB match registers was wrong. fixed. phoenix 7544d 07h /or1k/tags/stable_0_2_0_rc2/
1202 at exception print insn number to ease debugging phoenix 7544d 07h /or1k/tags/stable_0_2_0_rc2/
1200 mbist signals updated according to newest convention markom 7569d 03h /or1k/tags/stable_0_2_0_rc2/
1199 Daniel Wiklund: Removed multiple entries of debug/Makefile in configure danwi 7573d 04h /or1k/tags/stable_0_2_0_rc2/
1198 make it compile on RH 8,9 phoenix 7598d 18h /or1k/tags/stable_0_2_0_rc2/
1197 disabled ram-init of ps2 (old) +
changed MAC type into DOS type, so that Xilinx ISE can work with it		 dries 7603d 23h /or1k/tags/stable_0_2_0_rc2/
1196 removed second debug/Makefile (credits: Daniel Wiklund - danwi@isy.liu.se) dries 7604d 01h /or1k/tags/stable_0_2_0_rc2/
1195 made the project file a little bit more universal dries 7604d 02h /or1k/tags/stable_0_2_0_rc2/
1194 correct all the syntax errors dries 7604d 02h /or1k/tags/stable_0_2_0_rc2/
1193 disabled SRAM_GENERIC and added comment +
corrected 'wb_err' into 'wb_err_o'		 dries 7604d 02h /or1k/tags/stable_0_2_0_rc2/
1192 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7604d 04h /or1k/tags/stable_0_2_0_rc2/
1191 disabled 'bench_defines.v' during synthesis +
added define to specify usage of flash instruction address		 dries 7604d 04h /or1k/tags/stable_0_2_0_rc2/
1188 Added support for rams with byte write access. simons 7620d 02h /or1k/tags/stable_0_2_0_rc2/
1186 Added support for rams with byte write access. simons 7621d 01h /or1k/tags/stable_0_2_0_rc2/
1184 Scan signals mess fixed. simons 7627d 18h /or1k/tags/stable_0_2_0_rc2/
1183 OpenRISC port of gdb-5.3 straightforwardly derived from gdb-5.0 sfurman 7632d 10h /or1k/tags/stable_0_2_0_rc2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.