OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 1583

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1583 First Import jcastillo 6808d 01h /or1k/tags/stable_0_2_0_rc2/
1582 Added support for RAMB16 Xilinx4/Spartan3 primitives jcastillo 6808d 01h /or1k/tags/stable_0_2_0_rc2/
1581 Added support for rc200 board by Jacob Bower jcastillo 6809d 06h /or1k/tags/stable_0_2_0_rc2/
1580 Stephan Bourduas
* Fix starting instruction logger from > 2^31 - 1 instructions
* Fix `run x' command, where x > 2^31.

nog.		 nogj 6816d 07h /or1k/tags/stable_0_2_0_rc2/
1579 Add missing break; statements nogj 6828d 02h /or1k/tags/stable_0_2_0_rc2/
1578 Put consecutive asm statements into one __asm__() block to prevent gcc from scheduleing other instructions between them. nogj 6828d 02h /or1k/tags/stable_0_2_0_rc2/
1577 gcc4 compile fix nogj 6828d 02h /or1k/tags/stable_0_2_0_rc2/
1576 configure updates phoenix 6828d 14h /or1k/tags/stable_0_2_0_rc2/
1575 no message jcastillo 6841d 12h /or1k/tags/stable_0_2_0_rc2/
1574 Add ptrace implementation nogj 6843d 19h /or1k/tags/stable_0_2_0_rc2/
1573 Fix kernel stack creep nogj 6843d 19h /or1k/tags/stable_0_2_0_rc2/
1571 Update ChangeLog with cvs2cl.pl -S nogj 6843d 21h /or1k/tags/stable_0_2_0_rc2/
1570 workaround for builds on Cygwin phoenix 6848d 01h /or1k/tags/stable_0_2_0_rc2/
1569 Fix segfault when parsing invalid debug options nogj 6850d 20h /or1k/tags/stable_0_2_0_rc2/
1568 Update config files nogj 6850d 20h /or1k/tags/stable_0_2_0_rc2/
1567 Hush noisy message that was making test think that the ethernet test failed nogj 6850d 20h /or1k/tags/stable_0_2_0_rc2/
1566 Make the timer test emit the correct success protocol nogj 6850d 20h /or1k/tags/stable_0_2_0_rc2/
1565 Revert previous `fix' to accept the correct return code nogj 6850d 20h /or1k/tags/stable_0_2_0_rc2/
1564 Fix internal clock handling nogj 6850d 20h /or1k/tags/stable_0_2_0_rc2/
1563 Fix sending too many interrupts in the uart nogj 6850d 20h /or1k/tags/stable_0_2_0_rc2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.