OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 36

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
36 Fixed bug when loading "data" from .text segment (all insns are not only
decoded but also placed in simulator memory undecoded as data).		 lampret 8792d 17h /or1k/tags/stable_0_2_0_rc2/
35 SLP hooks. lampret 8792d 17h /or1k/tags/stable_0_2_0_rc2/
34 Started with SLP (not finished yet). lampret 8792d 17h /or1k/tags/stable_0_2_0_rc2/
33 Handling of or1k exceptions. lampret 8796d 15h /or1k/tags/stable_0_2_0_rc2/
32 Interrupt recognition. lampret 8796d 15h /or1k/tags/stable_0_2_0_rc2/
31 16450 serial UART device. lampret 8796d 18h /or1k/tags/stable_0_2_0_rc2/
30 Updated SPRs, exceptions. Added 16450 device. lampret 8796d 18h /or1k/tags/stable_0_2_0_rc2/
29 Adding OR16/OR32 insn decoder. lampret 8811d 16h /or1k/tags/stable_0_2_0_rc2/
28 Adding COFF loader. lampret 8811d 16h /or1k/tags/stable_0_2_0_rc2/
27 Updated. lampret 8826d 20h /or1k/tags/stable_0_2_0_rc2/
26 Clean up. lampret 8827d 13h /or1k/tags/stable_0_2_0_rc2/
25 Bug fix in handling labels when loading code into simulator memory. lampret 8827d 13h /or1k/tags/stable_0_2_0_rc2/
24 Static branch prediction added. lampret 8827d 13h /or1k/tags/stable_0_2_0_rc2/
23 Common OR1K backend for OR32 and OR16. lampret 8827d 13h /or1k/tags/stable_0_2_0_rc2/
22 More modifications related to or16. lampret 8829d 19h /or1k/tags/stable_0_2_0_rc2/
21 More modifications related to or16. cmchen 8829d 19h /or1k/tags/stable_0_2_0_rc2/
20 or1k renamed to or32. lampret 8830d 08h /or1k/tags/stable_0_2_0_rc2/
19 Added or16, or1k renamed to or32. lampret 8830d 09h /or1k/tags/stable_0_2_0_rc2/
18 or16 added, or1k renamed to or32. lampret 8830d 09h /or1k/tags/stable_0_2_0_rc2/
17 Re-generated. jrydberg 8853d 05h /or1k/tags/stable_0_2_0_rc2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.