OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 367

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
367 Changed DSR/DRR behavior and exception detection. lampret 8284d 21h /or1k/tags/stable_0_2_0_rc2/
366 *** empty log message *** simons 8285d 11h /or1k/tags/stable_0_2_0_rc2/
365 Added wb_cyc_o assignment after it was removed by accident. lampret 8285d 16h /or1k/tags/stable_0_2_0_rc2/
364 info spr bug fixed markom 8286d 15h /or1k/tags/stable_0_2_0_rc2/
363 program can be stepped and continued before running it, supporting low level debugging markom 8286d 16h /or1k/tags/stable_0_2_0_rc2/
362 some changes based on current modifications to or1k; cleaner register naming; ctrl-c causes stepi; write&read pc work on next instruction markom 8286d 21h /or1k/tags/stable_0_2_0_rc2/
361 set config command added; config struct has been divided into two structs - config and runtime; -f option allows multiple config scripts markom 8286d 22h /or1k/tags/stable_0_2_0_rc2/
360 Added OR1200_REGISTERED_INPUTS. lampret 8287d 09h /or1k/tags/stable_0_2_0_rc2/
359 Added optional sampling of inputs. lampret 8287d 09h /or1k/tags/stable_0_2_0_rc2/
358 Fixed virtual silicon single-port rams instantiation. lampret 8287d 09h /or1k/tags/stable_0_2_0_rc2/
357 Fixed dbg_is_o assignment width. lampret 8287d 09h /or1k/tags/stable_0_2_0_rc2/
356 Break point bug fixed simons 8287d 11h /or1k/tags/stable_0_2_0_rc2/
355 uart VAPI model improved; changes to MC and eth. markom 8287d 19h /or1k/tags/stable_0_2_0_rc2/
354 Fixed width of du_except. lampret 8288d 05h /or1k/tags/stable_0_2_0_rc2/
353 Cashes disabled. simons 8288d 16h /or1k/tags/stable_0_2_0_rc2/
352 OR1200_REGISTERED_OUTPUTS can now be enabled. lampret 8289d 19h /or1k/tags/stable_0_2_0_rc2/
351 Fixed some l.trap typos. lampret 8289d 20h /or1k/tags/stable_0_2_0_rc2/
350 For GDB changed single stepping and disabled trap exception. lampret 8289d 21h /or1k/tags/stable_0_2_0_rc2/
349 Some bugs regarding cache simulation fixed. simons 8291d 10h /or1k/tags/stable_0_2_0_rc2/
348 Added instructions on how to build configure. ivang 8292d 18h /or1k/tags/stable_0_2_0_rc2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.