OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 442

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
442 VAPI can now accept requests for different device ids on the same stream erez 8264d 08h /or1k/tags/stable_0_2_0_rc2/
441 Two instructions removed from reset wrapper to save space. simons 8264d 09h /or1k/tags/stable_0_2_0_rc2/
440 Changed VAPI device ID in log file to 16 bits erez 8264d 09h /or1k/tags/stable_0_2_0_rc2/
439 Added "fake" JTAG proxy log to vapi log file erez 8264d 09h /or1k/tags/stable_0_2_0_rc2/
438 ITLB -> DTLB lapsus fixed. simons 8264d 09h /or1k/tags/stable_0_2_0_rc2/
437 When lsu instruction produce exception registers are preserved. simons 8264d 09h /or1k/tags/stable_0_2_0_rc2/
436 Copying from flash to ram only when there is 0xff on address 0. simons 8264d 10h /or1k/tags/stable_0_2_0_rc2/
435 Initial revision. simons 8264d 12h /or1k/tags/stable_0_2_0_rc2/
434 isblank changed to isspace markom 8264d 15h /or1k/tags/stable_0_2_0_rc2/
433 clkcycle parameter added to configuration markom 8264d 15h /or1k/tags/stable_0_2_0_rc2/
432 added missing basic.S file markom 8264d 15h /or1k/tags/stable_0_2_0_rc2/
431 stepping over breakpoint added markom 8264d 16h /or1k/tags/stable_0_2_0_rc2/
430 dpfault and ipfault exceptions implemented markom 8265d 09h /or1k/tags/stable_0_2_0_rc2/
429 cache configuration added markom 8265d 09h /or1k/tags/stable_0_2_0_rc2/
428 cache configuration added markom 8265d 09h /or1k/tags/stable_0_2_0_rc2/
427 memory_table status output; some bugs fixed in configuration loading markom 8265d 10h /or1k/tags/stable_0_2_0_rc2/
426 memory logging added markom 8265d 10h /or1k/tags/stable_0_2_0_rc2/
425 immu and dmmu configurations added markom 8265d 11h /or1k/tags/stable_0_2_0_rc2/
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8265d 13h /or1k/tags/stable_0_2_0_rc2/
423 changed break behaviour and interrupt pending; interrupt line chabnged to 15; sync bug in mode switch markom 8266d 09h /or1k/tags/stable_0_2_0_rc2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.