OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 562

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8216d 18h /or1k/tags/stable_0_2_0_rc2/
561 Tick timer is not connected to PIC. simons 8217d 07h /or1k/tags/stable_0_2_0_rc2/
560 some code cleanup markom 8219d 15h /or1k/tags/stable_0_2_0_rc2/
559 Fixed bug in SET_FIELD macro. (setting register field to 0 is not such a good idea) ivang 8220d 11h /or1k/tags/stable_0_2_0_rc2/
558 nop statistics removed markom 8220d 13h /or1k/tags/stable_0_2_0_rc2/
557 some optimizations; fsim running at 2MIPS; pm section added to config; configure bug fixed markom 8220d 14h /or1k/tags/stable_0_2_0_rc2/
556 support for SPR_SR_EP added; cpu.sr added to config markom 8220d 16h /or1k/tags/stable_0_2_0_rc2/
555 stats 1 requirement bug fixed markom 8220d 17h /or1k/tags/stable_0_2_0_rc2/
554 memory fill bug fixed markom 8220d 17h /or1k/tags/stable_0_2_0_rc2/
553 FLASH and RAM were named incorrectly markom 8220d 17h /or1k/tags/stable_0_2_0_rc2/
552 Added option to read configuration from MC.
Fixed bugs in address calculation.		 ivang 8221d 08h /or1k/tags/stable_0_2_0_rc2/
551 fsim runs 4 times faster than sim markom 8221d 09h /or1k/tags/stable_0_2_0_rc2/
550 deprecated GDB_ENABLED and DEBUG_ENABLED macros removed markom 8221d 11h /or1k/tags/stable_0_2_0_rc2/
549 enabled parameters removed from devices, which also have number of devices; command line --output-cfg parameter added markom 8221d 11h /or1k/tags/stable_0_2_0_rc2/
548 update of mprofiler markom 8221d 14h /or1k/tags/stable_0_2_0_rc2/
547 memory profiler added markom 8221d 15h /or1k/tags/stable_0_2_0_rc2/
546 Alignment bug fixed. simons 8222d 04h /or1k/tags/stable_0_2_0_rc2/
545 Fixed mc_read_word() bug! ivang 8222d 07h /or1k/tags/stable_0_2_0_rc2/
544 Added GPIO output for progress indication for FPGA simulation. ivang 8222d 09h /or1k/tags/stable_0_2_0_rc2/
543 Memory controller fixed. simons 8222d 10h /or1k/tags/stable_0_2_0_rc2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.