OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 581

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
581 Several changes to make uclinux to work on xess board. simons 8213d 06h /or1k/tags/stable_0_2_0_rc2/
580 strsave changed to xstrdup markom 8213d 11h /or1k/tags/stable_0_2_0_rc2/
578 Insight markom 8214d 09h /or1k/tags/stable_0_2_0_rc2/
577 info spr fixed markom 8215d 04h /or1k/tags/stable_0_2_0_rc2/
576 some risc test added markom 8215d 05h /or1k/tags/stable_0_2_0_rc2/
575 Not needed to be compiled with -O2 optimization any more. simons 8215d 07h /or1k/tags/stable_0_2_0_rc2/
574 fixed some tests to work markom 8215d 09h /or1k/tags/stable_0_2_0_rc2/
573 Fixed module name when compiling with OR1200_XILINX_RAM32X1D lampret 8215d 13h /or1k/tags/stable_0_2_0_rc2/
572 Some new bugs fixed. simons 8215d 22h /or1k/tags/stable_0_2_0_rc2/
571 Changed alignment exception EPCR. Not tested yet. lampret 8215d 22h /or1k/tags/stable_0_2_0_rc2/
570 Fixed order of syscall and range exceptions. lampret 8216d 00h /or1k/tags/stable_0_2_0_rc2/
569 Default ASIC configuration does not sample WB inputs. lampret 8216d 09h /or1k/tags/stable_0_2_0_rc2/
568 include command added to cfg script markom 8216d 10h /or1k/tags/stable_0_2_0_rc2/
567 Commit lapsus fixed. simons 8216d 10h /or1k/tags/stable_0_2_0_rc2/
566 Fast sim switch fixed. simons 8216d 11h /or1k/tags/stable_0_2_0_rc2/
565 Regular update for new test cases. lampret 8216d 13h /or1k/tags/stable_0_2_0_rc2/
564 Updated test cases to use l.nop K instead of l.mtspr 0x1234 and l.sys 20x. lampret 8216d 13h /or1k/tags/stable_0_2_0_rc2/
563 Added debug model for testing du. Updated or1200_monitor. lampret 8216d 13h /or1k/tags/stable_0_2_0_rc2/
562 Fixed mem2reg bug in FAST implementation. Updated debug unit to work with new genpc/if. lampret 8216d 13h /or1k/tags/stable_0_2_0_rc2/
561 Tick timer is not connected to PIC. simons 8217d 02h /or1k/tags/stable_0_2_0_rc2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.