OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 930

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
930 more CMOV optimizations; cse tested markom 8013d 07h /or1k/tags/stable_0_2_0_rc2/
929 add - sfxx optimization markom 8016d 09h /or1k/tags/stable_0_2_0_rc2/
928 sfor instruction replaced by conditional cmov markom 8016d 10h /or1k/tags/stable_0_2_0_rc2/
927 problems with LRBB removal solved markom 8016d 10h /or1k/tags/stable_0_2_0_rc2/
926 regs and loads do not use rst - can yield less logic markom 8017d 04h /or1k/tags/stable_0_2_0_rc2/
925 new BB joining type; BBID_END added; virtex.tim sample cuc timings markom 8017d 04h /or1k/tags/stable_0_2_0_rc2/
924 bb joining, basic block triggers bugs fixed; more verilog generation of arbiter markom 8017d 11h /or1k/tags/stable_0_2_0_rc2/
923 basic dos/fat service release rherveille 8018d 03h /or1k/tags/stable_0_2_0_rc2/
922 basic dos service rherveille 8018d 03h /or1k/tags/stable_0_2_0_rc2/
921 atabug stable release rherveille 8018d 03h /or1k/tags/stable_0_2_0_rc2/
920 *** empty log message *** rherveille 8018d 03h /or1k/tags/stable_0_2_0_rc2/
919 stable release rherveille 8018d 03h /or1k/tags/stable_0_2_0_rc2/
918 sa command bug fixed markom 8018d 10h /or1k/tags/stable_0_2_0_rc2/
917 optimize cmovs bug fixed markom 8018d 10h /or1k/tags/stable_0_2_0_rc2/
916 MAC now follows software convention (signed multiply instead of unsigned). lampret 8018d 19h /or1k/tags/stable_0_2_0_rc2/
915 cuc main verilog file generation markom 8019d 07h /or1k/tags/stable_0_2_0_rc2/
914 SR[FO] is always set to 1. lampret 8019d 12h /or1k/tags/stable_0_2_0_rc2/
913 Executed log insns counter output in decimal instead of hex. lampret 8019d 12h /or1k/tags/stable_0_2_0_rc2/
912 Reset SR (and ESR) have TEE set to zero (no tick timer). lampret 8019d 12h /or1k/tags/stable_0_2_0_rc2/
911 Added instruction count to hardware executed log lampret 8019d 12h /or1k/tags/stable_0_2_0_rc2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.