OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] - Rev 999

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
999 Now every ramdisk image should have init program. simons 8024d 21h /or1k/tags/stable_0_2_0_rc2/
998 added missing fout initialization markom 8024d 23h /or1k/tags/stable_0_2_0_rc2/
997 PRINTF should be used instead of printf; command redirection repaired markom 8025d 00h /or1k/tags/stable_0_2_0_rc2/
996 some minor bugs fixed markom 8025d 22h /or1k/tags/stable_0_2_0_rc2/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 8026d 06h /or1k/tags/stable_0_2_0_rc2/
993 Fixed IMMU bug. lampret 8026d 06h /or1k/tags/stable_0_2_0_rc2/
992 A bug when cache enabled and bus error comes fixed. simons 8026d 15h /or1k/tags/stable_0_2_0_rc2/
991 Different memory controller. simons 8026d 15h /or1k/tags/stable_0_2_0_rc2/
990 Test is now complete. simons 8026d 15h /or1k/tags/stable_0_2_0_rc2/
989 c++ is making problems so, for now, it is excluded. simons 8027d 23h /or1k/tags/stable_0_2_0_rc2/
988 ORP architecture supported. simons 8028d 15h /or1k/tags/stable_0_2_0_rc2/
987 ORP architecture supported. simons 8028d 22h /or1k/tags/stable_0_2_0_rc2/
986 outputs out of function are not registered anymore markom 8028d 23h /or1k/tags/stable_0_2_0_rc2/
985 DTLB translation doesn't work on or1ksim when IC/DC enabled. lampret 8029d 10h /or1k/tags/stable_0_2_0_rc2/
984 Disable SB until it is tested lampret 8029d 10h /or1k/tags/stable_0_2_0_rc2/
983 First checkin lampret 8029d 12h /or1k/tags/stable_0_2_0_rc2/
982 Moved to sim/bin lampret 8029d 12h /or1k/tags/stable_0_2_0_rc2/
981 First checkin. lampret 8029d 12h /or1k/tags/stable_0_2_0_rc2/
980 Removed sim.tcl that shouldn't be here. lampret 8029d 12h /or1k/tags/stable_0_2_0_rc2/
979 Removed old test case binaries. lampret 8029d 13h /or1k/tags/stable_0_2_0_rc2/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.