OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [gen_or1k_isa/] [sources/] [opcode/] - Rev 1780

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1765 root 5595d 06h /or1k/tags/stable_0_2_0_rc2/gen_or1k_isa/sources/opcode/
1611 This commit was manufactured by cvs2svn to create tag 'stable_0_2_0_rc2'. 6795d 16h /or1k/tags/stable_0_2_0_rc2/gen_or1k_isa/sources/opcode/
1605 Execute l.ff1 instruction nogj 6803d 11h /or1k/tags/stable_0_2_0_rc2/gen_or1k_isa/sources/opcode/
1597 Fix parsing the destination register nogj 6815d 13h /or1k/tags/stable_0_2_0_rc2/gen_or1k_isa/sources/opcode/
1590 Added l.fl1 lampret 6818d 10h /or1k/tags/stable_0_2_0_rc2/gen_or1k_isa/sources/opcode/
1557 Fix most warnings issued by gcc4 nogj 6877d 20h /or1k/tags/stable_0_2_0_rc2/gen_or1k_isa/sources/opcode/
1554 fixed l.maci encoding phoenix 6895d 07h /or1k/tags/stable_0_2_0_rc2/gen_or1k_isa/sources/opcode/
1475 l.rfe does not have a delay slot. Don't mark it as such. nogj 7008d 10h /or1k/tags/stable_0_2_0_rc2/gen_or1k_isa/sources/opcode/
1452 Implement a dynamic recompiler to speed up the execution nogj 7035d 13h /or1k/tags/stable_0_2_0_rc2/gen_or1k_isa/sources/opcode/
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7035d 13h /or1k/tags/stable_0_2_0_rc2/gen_or1k_isa/sources/opcode/
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7050d 17h /or1k/tags/stable_0_2_0_rc2/gen_or1k_isa/sources/opcode/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7085d 12h /or1k/tags/stable_0_2_0_rc2/gen_or1k_isa/sources/opcode/
1346 Remove the global op structure nogj 7098d 15h /or1k/tags/stable_0_2_0_rc2/gen_or1k_isa/sources/opcode/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7098d 16h /or1k/tags/stable_0_2_0_rc2/gen_or1k_isa/sources/opcode/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7098d 16h /or1k/tags/stable_0_2_0_rc2/gen_or1k_isa/sources/opcode/
1338 l.ff1 instruction added andreje 7114d 14h /or1k/tags/stable_0_2_0_rc2/gen_or1k_isa/sources/opcode/
1309 removed includes phoenix 7287d 09h /or1k/tags/stable_0_2_0_rc2/gen_or1k_isa/sources/opcode/
1308 Gyorgy Jeney: extensive cleanup phoenix 7290d 06h /or1k/tags/stable_0_2_0_rc2/gen_or1k_isa/sources/opcode/
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7312d 06h /or1k/tags/stable_0_2_0_rc2/gen_or1k_isa/sources/opcode/
1286 Changed desciption of the l.cust5 insns lampret 7361d 09h /or1k/tags/stable_0_2_0_rc2/gen_or1k_isa/sources/opcode/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.