OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] - Rev 662

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
662 GNU binutils merge. ivang 8191d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/
648 fb now works in system memory markom 8196d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/
647 some changes to fb to make it compatible with HW markom 8197d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/
646 some bugs fixed markom 8197d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/
645 simple frame buffer peripheral with test added markom 8197d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/
644 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8198d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/
643 Quick bug fix. ivang 8198d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/
642 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8198d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/
641 Modified logging of SPR accesses. Logging only explicit instruction accesses. ivang 8198d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/
640 Merge profiler and mprofiler with sim. ivang 8198d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/
639 MMU cache inhibit bit test added. simons 8200d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/
638 TLBTR CI bit is now working properly. simons 8200d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/
633 Bug fix in command line parser. ivang 8202d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/
632 profiler and mprofiler merged into sim. ivang 8202d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/
631 Real cache access is simulated now. simons 8203d 22h /or1k/tags/stable_0_2_0_rc2/or1ksim/
630 some bug fixes in store buffer analysis markom 8204d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/
629 typo fixed markom 8204d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/
627 or32 restored markom 8204d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/
626 store buffer added markom 8204d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/
624 Added logging of writes/read to/from SPR registers. ivang 8205d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.