OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] - Rev 925

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
925 new BB joining type; BBID_END added; virtex.tim sample cuc timings markom 8000d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/
924 bb joining, basic block triggers bugs fixed; more verilog generation of arbiter markom 8000d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/
919 stable release rherveille 8001d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/
918 sa command bug fixed markom 8001d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/
917 optimize cmovs bug fixed markom 8001d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/
915 cuc main verilog file generation markom 8002d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/
914 SR[FO] is always set to 1. lampret 8002d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/
913 Executed log insns counter output in decimal instead of hex. lampret 8002d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/
912 Reset SR (and ESR) have TEE set to zero (no tick timer). lampret 8002d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/
911 Added instruction count to hardware executed log lampret 8002d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/
910 No arith and overflow flags by default. lampret 8002d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/
909 Bug fix. lampret 8004d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/
908 busy signal added markom 8008d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/
907 function calling generation; not tested yet markom 8008d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/
906 function dependency analysis added markom 8008d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/
905 type 2 bb joining; few small bugs fixed; cmov edge condition added markom 8009d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/
904 duplicated memory loads (same location) can be removed markom 8009d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/
903 a few gui improvements markom 8010d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/
902 separated async and sync cond rst||... and fixed few other bugs in verilog generator; advanced cmov optimization markom 8010d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/
898 l.movhi added; (signed) comparison bug fixed markom 8015d 06h /or1k/tags/stable_0_2_0_rc2/or1ksim/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.