OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cpu/] - Rev 458

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
458 Align, bus error and range exception fixed. simons 8236d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
450 Exceptions are allways enabled. simons 8239d 21h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
447 ITLBMR register bit fields set in order. simons 8240d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
446 ITLBMR register bit fields set in order. simons 8240d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
437 When lsu instruction produce exception registers are preserved. simons 8241d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
433 clkcycle parameter added to configuration markom 8241d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
431 stepping over breakpoint added markom 8241d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
430 dpfault and ipfault exceptions implemented markom 8242d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
429 cache configuration added markom 8242d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
427 memory_table status output; some bugs fixed in configuration loading markom 8242d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
426 memory logging added markom 8242d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
424 memory configuration file joined into .cfg file; *mem.cfg are obsolete; read-only and write-only memory is supported; memory logging is not yet supported; update of testbench - only cache test fails, since it writes to RO memory markom 8242d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
416 IMMU bugs fixed. simons 8245d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
397 removed or16 architecture markom 8255d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
394 dependency joined with dependstats; history moved to sim section markom 8256d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
393 messages: exception on many places changed to abort markom 8256d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
389 Changed default delay for load and store in superscalar cpu. lampret 8256d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
383 modified simmem.cfg structure! ADD markom 8256d 19h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
382 bitmask function bug fixed markom 8256d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
381 number display is more strict with 0x prefix with hex numbers markom 8256d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.