OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cpu/] - Rev 913

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
913 Executed log insns counter output in decimal instead of hex. lampret 8015d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
911 Added instruction count to hardware executed log lampret 8015d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
897 improved CUC GUI; pre/unroll bugs fixed markom 8028d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
886 MMU registers reserved fields protected from writing. simons 8035d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
884 code cleaning - a lot of global variables moved to runtime struct markom 8035d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
883 cuc updated, cuc prompt parsing; CSM analysis markom 8036d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
882 Routine for adjusting read and write delay for devices added. simons 8038d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8041d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
877 ata beta release rherveille 8043d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
876 Beta release of ATA simulation rherveille 8043d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
860 Added delayr and delayw variable initialization (default value 1) ivang 8083d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
848 profiler and mprofiler commands added to interactive mode of or1ksim markom 8096d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
819 Physical address bug fixed. simons 8124d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
815 Elf support added. simons 8125d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
808 Elf support added. simons 8125d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
807 sched files moved to support dir markom 8126d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
805 kbd, fb, vga devices now uses scheduler markom 8126d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
804 memory regions can now overlap with MC -- not according to MC spec markom 8127d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
801 l.muli instruction added markom 8133d 10h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/
738 *** empty log message *** ivang 8153d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.