OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cpu/] [common/] - Rev 102

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
102 Major update to include PM, PIC, Cache Mngmnt and non-interactive mode. lampret 8453d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
83 Updates. lampret 8500d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
77 Regular update. lampret 8653d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
67 Added simulator "application load". lampret 8672d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
66 Added another set of eval_ functions that should be used directly by simulator.
evalsim_ and setsim_ don't go through MMU transaltion mechanism.		 lampret 8672d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
65 Added DMMU stats. lampret 8672d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
54 Regular maintenance. lampret 8723d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
52 Comment character changed. lampret 8784d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
50 Added CURINSN macro. lampret 8784d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
47 Added interrupt recognition and better memory dump. lampret 8784d 04h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
42 Bug fix. Only symbols with names shorter than 9 characters are loaded. lampret 8794d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
41 Bug fix. Now all COFF sections are loaded not just .text. lampret 8795d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
37 STACK_SIZE is not properly used (will be removed soon). lampret 8795d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
36 Fixed bug when loading "data" from .text segment (all insns are not only
decoded but also placed in simulator memory undecoded as data).		 lampret 8795d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
35 SLP hooks. lampret 8795d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
34 Started with SLP (not finished yet). lampret 8795d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
32 Interrupt recognition. lampret 8799d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
30 Updated SPRs, exceptions. Added 16450 device. lampret 8799d 17h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
29 Adding OR16/OR32 insn decoder. lampret 8814d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/
28 Adding COFF loader. lampret 8814d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/common/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.