OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cpu/] [or1k/] - Rev 1551

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1551 Remove the pcprev global nogj 6962d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
1550 * prototype() -> prototype(void) where appropriate.
* Use `static' where it can be used.		 nogj 6962d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
1549 Spelling fixes nogj 6962d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
1540 * Breakup the tick_job function into smaller ones.
* Fix lots of conner cases.
* Add tests for the tick timer.		 nogj 6962d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
1532 Add pretty spr dumping code nogj 6966d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
1531 Remove non-trigerable out-of-range checks nogj 6966d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
1529 * The effective address as written to the I/DCBPR registers needs to be translated by the respective mmu.
* Don't treat any values as special in the handling of DCPBR, DCBFR, DCBIR, ICBPR and ICBIR.		 nogj 6967d 09h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
1525 Rename ADDR_PAGE to IADDR_PAGE nogj 6967d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
1513 Remove the flag global nogj 6967d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
1511 Fix typo nogj 6967d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
1510 Create a seporate debug channel to dump exceptions to nogj 6967d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
1509 Remove 08 prefix from PRIdREG nogj 6967d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
1508 Remove m{f,t}spr calls where we can access the spr directly nogj 6967d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.		 nogj 6967d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
1486 * Seporate out the code used for handling the memory peripheral to peripheral/memory.c
* Mostly decouple the memory controller from the internals of the memory handling.
* Rewrite memory handling to be more linear and thus much faster.
* Issue a bus error on read/write with invalid granularity.		 nogj 7010d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
1481 Remove the useless cross reference stuff: it was a bad idea to begin with nogj 7031d 08h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
1473 Add warning that except_handle may not return nogj 7058d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
1471 Rewrite the interactive mode handling to also work in the recompiler nogj 7058d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
1452 Implement a dynamic recompiler to speed up the execution nogj 7058d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
1446 Cosmetic fixes nogj 7058d 11h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.