OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [cpu/] [or1k/] - Rev 99

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
99 *** empty log message *** lampret 8486d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
90 Added tick timer. lampret 8517d 07h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
82 Changed pctemp to pcnext. lampret 8518d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
77 Regular update. lampret 8671d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
64 SPR bit definition moved to spr_defs.h. lampret 8690d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
63 Fixed a bug in getsprbits/setsprbits functions (now mask can have arbitry
alignment of bits).		 lampret 8690d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
54 Regular maintenance. lampret 8741d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
51 Exception detection changed a bit. lampret 8802d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
49 Changed simulation mode to non-virtual (real). lampret 8802d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
48 Added CCR. lampret 8802d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
43 SUPV bit from SR is now saved into EPCR bit 0. lampret 8813d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
38 Virtual machine at the moment. lampret 8814d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
33 Handling of or1k exceptions. lampret 8818d 02h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
30 Updated SPRs, exceptions. Added 16450 device. lampret 8818d 05h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
28 Adding COFF loader. lampret 8833d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/
23 Common OR1K backend for OR32 and OR16. lampret 8849d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/cpu/or1k/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.