OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [tick/] - Rev 1560

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1560 Fix bug of not reporting timer interrupts when one was pending and a write happens to the ttmr spr that is not clearing the interrupt pending flag nogj 6904d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/
1559 Make the tick interrupt work when except_handle does not return nogj 6904d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/
1545 move sched_next_insn from sim-cmd.c to sched.c. It is also usefull for the pic and the tick timer nogj 6965d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/
1540 * Breakup the tick_job function into smaller ones.
* Fix lots of conner cases.
* Add tests for the tick timer.
nogj 6965d 16h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/
1506 * Remove very slow {set,test}sprbit{,s} functions.
* Remove uses of getsprbits in time critical functions.
nogj 6971d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/
1446 Cosmetic fixes nogj 7061d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/
1432 Collect most of the cpu state variables in a structure (cpu_state) nogj 7061d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/
1410 Use the uorreg_t where it should be used nogj 7061d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/
1408 Make the tick timer use the new debug functions nogj 7061d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/
1390 * Change scheduler to count down to 0 instead of reaching a certain cycle
count.
* Change the SCHED_ADD interface to take a time out as the parameter instead of the number of cycles.
nogj 7061d 20h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/
1386 Rework exception handling nogj 7067d 23h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/
1376 aclocal && autoconf && automake phoenix 7096d 00h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/
1365 Pass a pointer as the user given argument in the schedular callback nogj 7102d 15h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7111d 18h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/
1319 cpu/sim memory accesses separation, tick, exception, nr. of operands, cycles count,... corrections. phoenix 7228d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/
1249 Downgrading back to automake-1.4 lampret 7481d 12h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/
1117 Ignore generated files for CVS purposes sfurman 7824d 13h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/
997 PRINTF should be used instead of printf; command redirection repaired markom 8013d 03h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/
970 Testbench is now running on ORP architecture platform. simons 8020d 14h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/
884 code cleaning - a lot of global variables moved to runtime struct markom 8057d 01h /or1k/tags/stable_0_2_0_rc2/or1ksim/tick/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.