OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] - Rev 1015

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1015 Host type was not recognized. simons 7991d 17h /or1k/tags/stable_0_2_0_rc3/
1014 added _JBLEN definition for or1k ivang 7992d 07h /or1k/tags/stable_0_2_0_rc3/
1013 ORP architecture supported. simons 7992d 09h /or1k/tags/stable_0_2_0_rc3/
1011 Removed some commented RTL. Fixed SR/ESR flag bug. lampret 7993d 02h /or1k/tags/stable_0_2_0_rc3/
1010 Import ivang 7997d 05h /or1k/tags/stable_0_2_0_rc3/
1009 Import ivang 7997d 06h /or1k/tags/stable_0_2_0_rc3/
1008 Import ivang 7997d 06h /or1k/tags/stable_0_2_0_rc3/
1007 Import ivang 7997d 06h /or1k/tags/stable_0_2_0_rc3/
1006 Import ivang 7997d 06h /or1k/tags/stable_0_2_0_rc3/
1005 Import ivang 7997d 06h /or1k/tags/stable_0_2_0_rc3/
1004 Now every ramdisk image should have init program. simons 7997d 15h /or1k/tags/stable_0_2_0_rc3/
1003 cuc temporary files are deleted upon exiting markom 7997d 15h /or1k/tags/stable_0_2_0_rc3/
1002 Now every ramdisk image should have init program. simons 7997d 15h /or1k/tags/stable_0_2_0_rc3/
1001 fixed load/store state machine verilog generation errors markom 7997d 15h /or1k/tags/stable_0_2_0_rc3/
1000 IC/DC cache enable routines fixed. simons 7997d 15h /or1k/tags/stable_0_2_0_rc3/
999 Now every ramdisk image should have init program. simons 7997d 16h /or1k/tags/stable_0_2_0_rc3/
998 added missing fout initialization markom 7997d 18h /or1k/tags/stable_0_2_0_rc3/
997 PRINTF should be used instead of printf; command redirection repaired markom 7997d 19h /or1k/tags/stable_0_2_0_rc3/
996 some minor bugs fixed markom 7998d 18h /or1k/tags/stable_0_2_0_rc3/
994 Store buffer has been tested and it works. BY default it is still disabled until uClinux confirms correct operation on FPGA board. lampret 7999d 01h /or1k/tags/stable_0_2_0_rc3/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.