OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] - Rev 341

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
341 added VAPI for uart; uart 16550 support, some bugs fixed markom 8303d 07h /or1k/tags/stable_0_2_0_rc3/
340 Added hpint vector lampret 8303d 08h /or1k/tags/stable_0_2_0_rc3/
339 Added setpc test lampret 8303d 08h /or1k/tags/stable_0_2_0_rc3/
338 Added 'setpc'. Renamed some signals (except_flushpipe into flushpipe etc) lampret 8303d 08h /or1k/tags/stable_0_2_0_rc3/
337 Fixed tick timer interrupt reporting by using TTCR[IP] bit. lampret 8303d 08h /or1k/tags/stable_0_2_0_rc3/
336 VAPI works markom 8304d 03h /or1k/tags/stable_0_2_0_rc3/
335 some small bugs fixed markom 8304d 04h /or1k/tags/stable_0_2_0_rc3/
334 removed vapi client file markom 8304d 07h /or1k/tags/stable_0_2_0_rc3/
333 small bug fixed markom 8304d 10h /or1k/tags/stable_0_2_0_rc3/
332 removed fixed irq numbering from pic.h; tick timer section added markom 8304d 10h /or1k/tags/stable_0_2_0_rc3/
331 dependecy is required by history analisis markom 8304d 11h /or1k/tags/stable_0_2_0_rc3/
330 Cache test lampret 8304d 14h /or1k/tags/stable_0_2_0_rc3/
329 Now using macros from spr_defs.h lampret 8304d 14h /or1k/tags/stable_0_2_0_rc3/
328 Moved flag bit into SR. Changed RF enable from constant enable to dynamic enable for read ports. lampret 8304d 16h /or1k/tags/stable_0_2_0_rc3/
327 simulate_dc_mmu_load() was calling insn cache/mmu routines instead of data cache/mmu. Fixed. lampret 8304d 16h /or1k/tags/stable_0_2_0_rc3/
326 More realistic default cache type. lampret 8304d 16h /or1k/tags/stable_0_2_0_rc3/
325 minor ethernet testbench modifications erez 8305d 20h /or1k/tags/stable_0_2_0_rc3/
324 added initial ethernet RX simulation (very simple for now) erez 8305d 20h /or1k/tags/stable_0_2_0_rc3/
323 small fix erez 8305d 20h /or1k/tags/stable_0_2_0_rc3/
322 IC test repaired.C simons 8306d 00h /or1k/tags/stable_0_2_0_rc3/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.