OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] - Rev 413

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
413 some section changes markom 8275d 17h /or1k/tags/stable_0_2_0_rc3/
412 *** empty log message *** simons 8275d 18h /or1k/tags/stable_0_2_0_rc3/
411 acv uart testsuite now works (without modem test) markom 8275d 21h /or1k/tags/stable_0_2_0_rc3/
410 MMU test added. simons 8276d 14h /or1k/tags/stable_0_2_0_rc3/
409 some minor changes to or1ksim; Testbench except.s modified. Interrupt test almost finished for uart ACV. markom 8276d 21h /or1k/tags/stable_0_2_0_rc3/
408 Fixed errant rx_bd_num erez 8277d 17h /or1k/tags/stable_0_2_0_rc3/
406 Renamed ethernet's RX_BD_ADR to RX_BD_NUM erez 8277d 19h /or1k/tags/stable_0_2_0_rc3/
405 Stepping trough l.jal and l.jalr fixed. simons 8278d 21h /or1k/tags/stable_0_2_0_rc3/
404 is_delayed() is used outside this file. simons 8278d 21h /or1k/tags/stable_0_2_0_rc3/
403 Prompt changed because ddd requires (gdb). simons 8278d 21h /or1k/tags/stable_0_2_0_rc3/
402 Added OR1200_GENERIC_MULTP2_32X32 and OR1200_ASIC_MULTP2_32X32 lampret 8279d 01h /or1k/tags/stable_0_2_0_rc3/
401 *** empty log message *** simons 8282d 12h /or1k/tags/stable_0_2_0_rc3/
400 force_dslot_fetch does not work - allways zero. simons 8282d 12h /or1k/tags/stable_0_2_0_rc3/
399 Trap insn couses break after exits ex_insn. simons 8282d 12h /or1k/tags/stable_0_2_0_rc3/
398 added register field defines ivang 8284d 17h /or1k/tags/stable_0_2_0_rc3/
397 removed or16 architecture markom 8284d 18h /or1k/tags/stable_0_2_0_rc3/
396 added missing file markom 8284d 20h /or1k/tags/stable_0_2_0_rc3/
395 removed obsolete dependency and history from cpu section markom 8284d 22h /or1k/tags/stable_0_2_0_rc3/
394 dependency joined with dependstats; history moved to sim section markom 8284d 23h /or1k/tags/stable_0_2_0_rc3/
393 messages: exception on many places changed to abort markom 8285d 00h /or1k/tags/stable_0_2_0_rc3/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.