OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] - Rev 459

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
459 This is replaced by except test. simons 8243d 16h /or1k/tags/stable_0_2_0_rc3/
458 Align, bus error and range exception fixed. simons 8243d 17h /or1k/tags/stable_0_2_0_rc3/
457 Page size set to 8192. simons 8246d 20h /or1k/tags/stable_0_2_0_rc3/
456 Page size bug fixed. simons 8246d 20h /or1k/tags/stable_0_2_0_rc3/
455 For mc tests ivang 8247d 01h /or1k/tags/stable_0_2_0_rc3/
454 MC Tests. ivang 8247d 01h /or1k/tags/stable_0_2_0_rc3/
453 Also performs mc initialization. ivang 8247d 01h /or1k/tags/stable_0_2_0_rc3/
452 Added mc tests. ivang 8247d 01h /or1k/tags/stable_0_2_0_rc3/
451 each test should define its own LDFLAGS markom 8247d 03h /or1k/tags/stable_0_2_0_rc3/
450 Exceptions are allways enabled. simons 8247d 05h /or1k/tags/stable_0_2_0_rc3/
449 MMU test configuration. simons 8248d 05h /or1k/tags/stable_0_2_0_rc3/
448 Permission test added. simons 8248d 06h /or1k/tags/stable_0_2_0_rc3/
447 ITLBMR register bit fields set in order. simons 8248d 07h /or1k/tags/stable_0_2_0_rc3/
446 ITLBMR register bit fields set in order. simons 8248d 07h /or1k/tags/stable_0_2_0_rc3/
445 Reading GPIO input reg now also returns values on output bits erez 8248d 08h /or1k/tags/stable_0_2_0_rc3/
444 Added GPIO simulation erez 8248d 17h /or1k/tags/stable_0_2_0_rc3/
443 Text and data sections are put in ram. simons 8248d 20h /or1k/tags/stable_0_2_0_rc3/
442 VAPI can now accept requests for different device ids on the same stream erez 8249d 00h /or1k/tags/stable_0_2_0_rc3/
441 Two instructions removed from reset wrapper to save space. simons 8249d 00h /or1k/tags/stable_0_2_0_rc3/
440 Changed VAPI device ID in log file to 16 bits erez 8249d 00h /or1k/tags/stable_0_2_0_rc3/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.