OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] - Rev 807

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
807 sched files moved to support dir markom 8116d 21h /or1k/tags/stable_0_2_0_rc3/
806 uart now partially uses scheduler markom 8116d 21h /or1k/tags/stable_0_2_0_rc3/
805 kbd, fb, vga devices now uses scheduler markom 8116d 22h /or1k/tags/stable_0_2_0_rc3/
804 memory regions can now overlap with MC -- not according to MC spec markom 8117d 16h /or1k/tags/stable_0_2_0_rc3/
803 Free irq handler fixed. simons 8120d 09h /or1k/tags/stable_0_2_0_rc3/
802 Cache and tick timer tests fixed. simons 8121d 20h /or1k/tags/stable_0_2_0_rc3/
801 l.muli instruction added markom 8123d 16h /or1k/tags/stable_0_2_0_rc3/
800 Bug fixed. simons 8124d 13h /or1k/tags/stable_0_2_0_rc3/
799 Wrapping around 512k boundary to simulate real hw. simons 8128d 07h /or1k/tags/stable_0_2_0_rc3/
798 Hardware scroll added. This possible due to the fact that crt is wrapping around 512k boundary. simons 8128d 07h /or1k/tags/stable_0_2_0_rc3/
797 Changed hardcoded address for fake MC to use a define. lampret 8128d 08h /or1k/tags/stable_0_2_0_rc3/
796 Removed unused ports wb_clki and wb_rst_i lampret 8128d 08h /or1k/tags/stable_0_2_0_rc3/
795 Added a directive to ignore signed division variables that are only used in simulation. lampret 8128d 12h /or1k/tags/stable_0_2_0_rc3/
794 Added again just recently removed full_case directive lampret 8128d 12h /or1k/tags/stable_0_2_0_rc3/
793 Added synthesis off/on for timescale.v included file. lampret 8128d 12h /or1k/tags/stable_0_2_0_rc3/
792 Fixed port names that changed. lampret 8128d 12h /or1k/tags/stable_0_2_0_rc3/
791 Fixed some ports in instnatiations that were removed from the modules lampret 8128d 12h /or1k/tags/stable_0_2_0_rc3/
790 Changed comment about synopsys to _synopsys_ because synthesis was complaining about unknown directives lampret 8128d 12h /or1k/tags/stable_0_2_0_rc3/
789 Added response from memory controller (addr 0x60000000) lampret 8128d 13h /or1k/tags/stable_0_2_0_rc3/
788 Some of the warnings fixed. lampret 8128d 14h /or1k/tags/stable_0_2_0_rc3/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.