OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [gen_or1k_isa/] [sources/] [opcode/] - Rev 1440

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1440 Reclasify l.trap and l.sys to be an exception instruction nogj 7100d 05h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1384 Fix the parameters to the l.ff1/l.maci instructions nogj 7115d 08h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1350 Mark a simulated cpu address as such, by introducing the new oraddr_t type nogj 7150d 03h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1346 Remove the global op structure nogj 7163d 06h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1342 * Fix generate.c to produce a execgen.c with less warnings.
* Fix the --enable-simple configure option.		 nogj 7163d 07h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1341 Mark wich operand is the destination operand in the architechture definition nogj 7163d 07h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1338 l.ff1 instruction added andreje 7179d 05h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1309 removed includes phoenix 7352d 00h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1308 Gyorgy Jeney: extensive cleanup phoenix 7354d 21h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1295 Updated instruction set descriptions. Changed FP instructions encoding. lampret 7376d 22h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1286 Changed desciption of the l.cust5 insns lampret 7426d 01h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1285 Changed desciption of the l.cust5 insns lampret 7426d 01h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1169 Added support for l.addc instruction. csanchez 7739d 01h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1114 Added cvs log keywords lampret 7893d 17h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
1034 Fixed encoding for l.div/l.divu. lampret 8035d 18h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
879 Initial version of OpenRISC Custom Unit Compiler added markom 8101d 04h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
801 l.muli instruction added markom 8193d 07h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
722 floating point registers are obsolete; GPRs should be used instead markom 8221d 07h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
720 single floating point support added markom 8221d 11h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/
717 some minor improvements markom 8221d 13h /or1k/tags/stable_0_2_0_rc3/gen_or1k_isa/sources/opcode/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.